A Technique for Efficiently Managing SRAM-NVM Hybrid Cache
نویسنده
چکیده
In this paper, we present a SRAM-PCM hybrid cache design, along with a cache replacement policy, named dead fast block (DFB) to manage the hybrid cache. This design aims to leverage the best features of both SRAM and PCM devices. Compared to a PCM-only cache, the hybrid cache with DFB policy provides superior results on all relevant evaluation metrics, viz. cache lifetime, performance and energy efficiency. Also, use of DFB policy for managing the hybrid cache provides better results compared to LRU replacement policy on all the evaluation metrics.
منابع مشابه
A Technique for Improving Lifetime of Non-Volatile Caches Using Write-Minimization
While non-volatile memories (NVMs) provide high-density and low-leakage, they also have low write-endurance. This, along with the write-variation introduced by the cache management policies, can lead to very small cache lifetime. In this paper, we propose ENLIVE, a technique for ENhancing the LIfetime of non-Volatile cachEs. Our technique uses a small SRAM (static random access memory) storage,...
متن کاملDswitch: Write-aware Dynamic Inclusion Property Switching for Emerging Asymmetric Memory Technologies
Emerging non-volatile memory (NVM) technologies, such as spin-transfer torque RAM (STT-RAM), are attractive options for replacing or augmenting SRAM in implementing last-level caches (LLCs). However, the asymmetric read/write energy and latency associated with NVM introduces new challenges in designing caches where, in contrast to SRAM, dynamic energy from write operations can be responsible fo...
متن کاملLastingNVCache: Extending the Lifetime of Non-volatile Caches using Intra-set Wear-leveling
The limitations of SRAM viz. low-density and high leakage power have motivated the researchers to explore non-volatile memory (NVM) as an alternative. However, the write-endurance of NVMs is orders of magnitude smaller than that of SRAM, and existing cache management schemes may introduce significant write-variation, and hence, the use of NVMs for designing on-chip caches is challenging. In thi...
متن کاملNVMain Extension for Multi-Level Cache Systems
In this paper, we present an extension of the NVMain memory simulator. The objective is to facilitate computer architects to model complex memory designs for future computing systems in an accurate simulation framework. The simulator supports commodity memory models for DRAM as well as emerging non-volatile memories technologies such STT-RAM, ReRAM, PCRAM and hybrid models. The current publicly...
متن کاملExploring Design Space of 3D NVM and eDRAM Caches Using DESTINY Tool
To enable the design of large sized caches, novel memory technologies (such as non-volatile memory) and novel fabrication approaches (e.g. 3D stacking) have been explored. The existing modeling tools, however, cover only few memory technologies, CMOS technology nodes and fabrication approaches. We present DESTINY, a tool for modeling 3D (and 2D) cache designs using SRAM, embedded DRAM (eDRAM), ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1311.0170 شماره
صفحات -
تاریخ انتشار 2013